

FLASH MEMORY

CMOS

8M (1M × 8/512K × 16) BIT

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ FEATURES

- **Single 3.0 V read, program, and erase**
Minimizes system level power requirements
- **Compatible with JEDEC-standard commands**
Uses same software commands as E²PROMs
- **Compatible with JEDEC-standard world-wide pinouts**
48-pin TSOP(I) (Package suffix: PFTN – Normal Bend Type, PFTR – Reversed Bend Type)
44-pin SOP (Package suffix: PF)
46-pin SON (Package suffix: PN)
48-ball FBGA (Package suffix: PBT)
- **Minimum 100,000 program/erase cycles**
- **High performance**
90 ns maximum access time
- **Sector erase architecture**
One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes.
Any combination of sectors can be concurrently erased. Also supports full chip erase.
- **Boot Code Sector Architecture**
T = Top sector
B = Bottom sector
- **Embedded Erase™ Algorithms**
Automatically pre-programs and erases the chip or any sector
- **Embedded Program™ Algorithms**
Automatically writes and verifies data at specified address
- **Data Polling and Toggle Bit feature for detection of program or erase cycle completion**
- **Ready/Busy output (RY/BY)**
Hardware method for detection of program or erase cycle completion
- **Automatic sleep mode**
When addresses remain stable, automatically switch themselves to low power mode.
- **Low V_{CC} write inhibit ≤ 2.5 V**
- **Erase Suspend/Resume**
Suspends the erase operation to allow a read data in another sector within the same device

(Continued)


MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

(Continued)

- **Sector protection**
Hardware method disables any combination of sectors from program or erase operations
- **Sector Protection Set function by Extended sector protection commandector protection**
- **Temporary sector unprotection**
Hardware method temporarily enables any combination of sectors from program or erase operations.
- **Extended operating temperature range : -40°C to +85°C**

Please refer to "MBM29LV800TA/MBM29LV800BA" in detailed specifications.

■ PACKAGE



MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ GENERAL DESCRIPTION

The MBM29LV800TA-X/BA-X are a 8M-bit, 3.0 V-only Flash memory organized as 1M bytes of 8 bits each or 512K words of 16 bits each. The MBM29LV800TA-X/BA-X are offered in a 48-pin TSOP(I), 44-pin SOP, 46-pin SON, and 48-ball FBGA package. These devices are designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The devices can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV800TA-X/BA-X offer access times 90ns, and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the devices have separate chip enable (\overline{CE}), write enable (\overline{WE}), and output enable (\overline{OE}) controls.

The MBM29LV800TA-X/BA-X are pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the devices is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV800TA-X/BA-X are programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the devices automatically time the erase pulse widths and verify proper cell margin.

Any sector is typically erased and verified in 1.0 second. (If already completely preprogrammed.)

The devices also feature a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV800TA-X/BA-X are erased when shipped from the factory.

The devices feature single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by \overline{Data} Polling of DQ_7 , by the Toggle Bit feature on DQ_6 , or the RY/BY output pin. Once the end of a program or erase cycle has been completed, the devices internally reset to the read mode.

Fujitsu's Flash technology combines years of EPROM and E²PROM experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV800TA-X/BA-X memories electrically erase the entire chip or all bits within a sector simultaneously via Fowler-Nordheim tunneling. The bytes/words are programmed one byte/word at a time using the EPROM programming mechanism of hot electron injection.

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and fifteen 64K bytes
- Individual-sector, multiple-sector, or bulk-erase capability
- Individual or multiple-sector protection is user definable.

| | (x8) | (x16) |
|----------|---------|---------|
| 16K byte | FFFFFH | 7FFFFH |
| 8K byte | FBFFFFH | 7DFFFFH |
| 8K byte | F9FFFFH | 7CFFFFH |
| 32K byte | F7FFFFH | 7BFFFFH |
| 64K byte | EFFFFH | 77FFFFH |
| 64K byte | DFFFFH | 6FFFFH |
| 64K byte | CFFFFH | 67FFFFH |
| 64K byte | BFFFFH | 5FFFFH |
| 64K byte | AFFFFH | 57FFFFH |
| 64K byte | 9FFFFH | 4FFFFH |
| 64K byte | 8FFFFH | 47FFFFH |
| 64K byte | 7FFFFH | 3FFFFH |
| 64K byte | 6FFFFH | 37FFFFH |
| 64K byte | 5FFFFH | 2FFFFH |
| 64K byte | 4FFFFH | 27FFFFH |
| 64K byte | 3FFFFH | 1FFFFH |
| 64K byte | 2FFFFH | 17FFFFH |
| 64K byte | 1FFFFH | 0FFFFH |
| 64K byte | 0FFFFH | 07FFFFH |
| | 00000H | 00000H |

MBM29LV800TA-X Sector Architecture

| | (x8) | (x16) |
|----------|---------|---------|
| 64K byte | FFFFFH | 7FFFFH |
| 64K byte | EFFFFH | 77FFFFH |
| 64K byte | DFFFFH | 6FFFFH |
| 64K byte | CFFFFH | 67FFFFH |
| 64K byte | BFFFFH | 5FFFFH |
| 64K byte | AFFFFH | 57FFFFH |
| 64K byte | 9FFFFH | 4FFFFH |
| 64K byte | 8FFFFH | 47FFFFH |
| 64K byte | 7FFFFH | 3FFFFH |
| 64K byte | 6FFFFH | 37FFFFH |
| 64K byte | 5FFFFH | 2FFFFH |
| 64K byte | 4FFFFH | 27FFFFH |
| 64K byte | 3FFFFH | 1FFFFH |
| 64K byte | 2FFFFH | 17FFFFH |
| 64K byte | 1FFFFH | 0FFFFH |
| 32K byte | 0FFFFH | 07FFFFH |
| 8K byte | 07FFFFH | 03FFFFH |
| 8K byte | 05FFFFH | 02FFFFH |
| 16K byte | 03FFFFH | 01FFFFH |
| | 00000H | 00000H |


MBM29LV800BA-X Sector Architecture

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ PRODUCT LINE UP


| Part No. | | MBM29LV800TA-X/MBM29LV800BA-X | |
|---------------------------------------|--|-------------------------------|-----|
| Ordering Part No. | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | -90 | — |
| | $V_{CC} = 3.0\text{ V} \begin{smallmatrix} +0.6\text{ V} \\ -0.3\text{ V} \end{smallmatrix}$ | — | -12 |
| Max. Address Access Time (ns) | | 90 | 120 |
| Max. \overline{CE} Access Time (ns) | | 90 | 120 |
| Max. \overline{OE} Access Time (ns) | | 35 | 50 |

■ BLOCK DIAGRAM



MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X


CONNECTION DIAGRAMS




(Continued)

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

(Continued)



LCC-46P-M02



BGA-48P-M02

| | | | | | | | | | | | |
|----|-----|----|-----|----|-------|----|-------|----|------|----|----------|
| A1 | A3 | A2 | A7 | A3 | RY/BY | A4 | WE | A5 | A9 | A6 | A13 |
| B1 | A4 | B2 | A17 | B3 | N.C. | B4 | RESET | B5 | A8 | B6 | A12 |
| C1 | A2 | C2 | A6 | C3 | A18 | C4 | N.C. | C5 | A10 | C6 | A14 |
| D1 | A1 | D2 | A5 | D3 | N.C. | D4 | N.C. | D5 | A11 | D6 | A15 |
| E1 | A0 | E2 | DQ0 | E3 | DQ2 | E4 | DQ5 | E5 | DQ7 | E6 | A16 |
| F1 | CE | F2 | DQ8 | F3 | DQ10 | F4 | DQ12 | F5 | DQ14 | F6 | BYTE |
| G1 | OE | G2 | DQ9 | G3 | DQ11 | G4 | Vcc | G5 | DQ13 | G6 | DQ15/A-1 |
| H1 | Vss | H2 | DQ1 | H3 | DQ3 | H4 | DQ4 | H5 | DQ6 | H6 | Vss |

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

LOGIC SYMBOL




Table 1 MBM29LV800TA-X/800BA-X Pin Configuration


| Pin | Function |
|--|--|
| A-1, A ₀ to A ₁₈ | Address Inputs |
| DQ ₀ to DQ ₁₅ | Data Inputs/Outputs |
| \overline{CE} | Chip Enable |
| \overline{OE} | Output Enable |
| \overline{WE} | Write Enable |
| RY/ \overline{BY} | Ready/Busy Output |
| RESET | Hardware Reset Pin/Temporary Sector Unprotection |
| BYTE | Selects 8-bit or 16-bit mode |
| N.C. | No Internal Connection |
| V _{SS} | Device Ground |
| V _{CC} | Device Power Supply |

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ ORDERING INFORMATION

Industrial Devices

Fujitsu industrial devices are available in several packages. The order number is formed by a combination of:



MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ ABSOLUTE MAXIMUM RATINGS

| | |
|--|-----------------------------------|
| Storage Temperature | -55°C to +125°C |
| Ambient Temperature with Power Applied | -40°C to +85°C |
| Voltage with respect to Ground All pins except A ₉ , \overline{OE} , RESET (Note 1) | -0.5 V to V _{CC} + 0.5 V |
| V _{CC} (Note 1) | -0.5 V to +5.5 V |
| A ₉ , \overline{OE} , and RESET (Note 2) | -0.5 V to +13.0 V |

- Notes:** 1. Minimum DC voltage on input or I/O pins are -0.5 V. During voltage transitions, inputs may negative overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins are V_{CC} +0.5 V. During voltage transitions, outputs may positive overshoot to V_{CC} +2.0 V for periods of up to 20 ns.
2. Minimum DC input voltage on A₉, \overline{OE} and RESET pins are -0.5 V. During voltage transitions, A₉, \overline{OE} and RESET pins may negative overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC input voltage on A₉, \overline{OE} and RESET pins are +13.0 V which may positive overshoot to 14.0 V for periods of up to 20 ns. Voltage difference between input voltage and supply voltage (V_{IN} - V_{CC}) do not exceed 9 V.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING RANGES

Industrial Devices

| | |
|---|----------------|
| Ambient Temperature (T _A) | -40°C to +85°C |
|---|----------------|

V_{CC} Supply Voltages

| | |
|--|------------------|
| V _{CC} Supply Voltages for MBM29LV800TA/BA-90-X | +3.0 V to +3.6 V |
| V _{CC} Supply Voltages for MBM29LV800TA/BA-12-X | +2.7 V to +3.6 V |

Operating ranges define those limits between which the functionality of the devices are guaranteed.

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ **MAXIMUM OVERSHOOT**




Figure 1 Maximum Negative Overshoot Waveform





Figure 2 Maximum Positive Overshoot Waveform



*: This waveform is applied for A_9 , \overline{OE} , and \overline{RESET} .

Figure 3 Maximum Positive Overshoot Waveform

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ DC CHARACTERISTICS

| Parameter Symbol | Parameter Description | Test Conditions | Min. | Max. | Unit | |
|------------------|---|--|--------------|--------------|---------------|-------------|
| I_{LI} | Input Leakage Current | $V_{IN} = V_{SS} \text{ to } V_{CC}, V_{CC} = V_{CC} \text{ Max.}$ | -1.0 | +1.0 | μA | |
| I_{LO} | Output Leakage Current | $V_{OUT} = V_{SS} \text{ to } V_{CC}, V_{CC} = V_{CC} \text{ Max.}$ | -1.0 | +1.0 | μA | |
| I_{LIT} | $A_9, \overline{OE}, \text{ RESET}$ Inputs Leakage Current | $V_{CC} = V_{CC} \text{ Max.}$ $A_9, \overline{OE}, \text{ RESET} = 12.5 \text{ V}$ | — | 80 | μA | |
| I_{CC1} | V_{CC} Active Current (Note 1) | $\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ $f=10 \text{ MHz}$ | Byte | — | 22 | mA |
| | | | Word | — | 25 | |
| | | $\overline{CE} = V_{IL}, \overline{OE} = V_{IH},$ $f=5 \text{ MHz}$ | Byte | — | 12 | mA |
| | | | Word | — | 15 | |
| I_{CC2} | V_{CC} Active Current (Note 2) | $\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$ | — | 35 | mA | |
| I_{CC3} | V_{CC} Current (Standby) | $V_{CC} = V_{CC} \text{ Max.}, \overline{CE} = V_{CC} \pm 0.3 \text{ V},$ $\text{RESET} = V_{CC} \pm 0.3 \text{ V}$ | — | 5 | μA | |
| I_{CC4} | V_{CC} Current (Standby, Reset) | $V_{CC} = V_{CC} \text{ Max.},$ $\text{RESET} = V_{SS} \pm 0.3 \text{ V}$ | — | 5 | μA | |
| I_{CC5} | V_{CC} Current (Automatic Sleep Mode) (Note 3) | $V_{CC} = V_{CC} \text{ Max.}, \overline{CE} = V_{SS} \pm 0.3 \text{ V},$ $\text{RESET} = V_{CC} \pm 0.3 \text{ V}$ $V_{IN} = V_{CC} \pm 0.3 \text{ V or } V_{SS} \pm 0.3 \text{ V}$ | — | 5 | μA | |
| V_{IL} | Input Low Level | — | -0.5 | 0.6 | V | |
| V_{IH} | Input High Level | — | 2.0 | $V_{CC}+0.3$ | V | |
| V_{ID} | Voltage for Autoselect, Sector Protection, and Temporary Sector Unprotection ($A_9, \overline{OE}, \text{ RESET}$) (Note 4) | — | 11.5 | 12.5 | V | |
| V_{OL} | Output Low Voltage Level | $I_{OL} = 4.0 \text{ mA}, V_{CC} = V_{CC} \text{ Min.}$ | — | 0.45 | V | |
| V_{OH1} | Output High Voltage Level | $I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC} \text{ Min.}$ | 2.4 | — | V | |
| V_{OH2} | | $I_{OH} = -100 \mu\text{A}, V_{CC} = V_{CC} \text{ Min.}$ | $V_{CC}-0.4$ | — | V | |
| V_{LKO} | Low V_{CC} Lock-Out Voltage | — | 2.3 | 2.5 | V | |

- Notes:**
1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 10 MHz).
 2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.
 3. Automatic sleep mode enables the low power mode when address remain stable for 150 ns.
 4. ($V_{ID} - V_{CC}$) do not exceed 9 V.

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X


■ AC CHARACTERISTICS

• Read Only Operations Characteristics

| Parameter Symbols | | Description | Test Setup | | -90-X (Note) | -12-X (Note) | Unit |
|-------------------|--|---|--|------|--------------|--------------|------|
| JEDEC | Standard | | | | | | |
| t _{AVAV} | t _{RC} | Read Cycle Time | — | Min. | 90 | 120 | ns |
| t _{AVOQ} | t _{ACC} | Address to Output Delay | CE = V _{IL} OE = V _{IL} | Max. | 90 | 120 | ns |
| t _{ELQV} | t _{CE} | Chip Enable to Output Delay | OE = V _{IL} | Max. | 90 | 120 | ns |
| t _{GLQV} | t _{OE} | Output Enable to Output Delay | — | Max. | 35 | 50 | ns |
| t _{EHQZ} | t _{DF} | Chip Enable to Output High-Z | — | Max. | 30 | 30 | ns |
| t _{GHQZ} | t _{DF} | Output Enable to Output High-Z | — | Max. | 30 | 30 | ns |
| t _{AXQX} | t _{OH} | Output Hold Time From Addresses, CE or OE, Whichever Occurs First | — | Min. | 0 | 0 | ns |
| — | t _{READY} | RESET Pin Low to Read Mode | — | Max. | 20 | 20 | μs |
| — | t _{ELFL} t _{ELFH} | CE or BYTE Switching Low or High | — | Max. | 5 | 5 | ns |

Note: Test Conditions:

Output Load: 1 TTL gate and 30 pF (MBM29LV800TA/BA-90-X)
 1 TTL gate and 100 pF (MBM29LV800TA/BA-12-X)
 Input rise and fall times: 5 ns
 Input pulse levels: 0.0 V to 3.0 V
 Timing measurement reference level
 Input: 1.5 V
 Output: 1.5 V



MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

• Write/Erase/Program Operations

| Parameter Symbols | | Description | | -90-X | -12-X | Unit |
|--------------------|--------------------|---------------------------------------|------|-------|-------|------|
| JEDEC | Standard | | | | | |
| t _{AVAV} | t _{wc} | Write Cycle Time | Min. | 90 | 120 | ns |
| t _{AVWL} | t _{as} | Address Setup Time | Min. | 0 | 0 | ns |
| t _{WLAX} | t _{ah} | Address Hold Time | Min. | 45 | 50 | ns |
| t _{DVWH} | t _{ds} | Data Setup Time | Min. | 45 | 50 | ns |
| t _{WHDX} | t _{dh} | Data Hold Time | Min. | 0 | 0 | ns |
| — | t _{oes} | Output Enable Setup Time | Min. | 0 | 0 | ns |
| — | t _{oeh} | Output Enable Hold Time | Min. | 0 | 0 | ns |
| | | Read Toggle and Data Polling | Min. | 10 | 10 | ns |
| t _{GHWL} | t _{ghwl} | Read Recover Time Before Write | Min. | 0 | 0 | ns |
| t _{GHEL} | t _{ghel} | Read Recover Time Before Write | Min. | 0 | 0 | ns |
| t _{ELWL} | t _{cs} | CE Setup Time | Min. | 0 | 0 | ns |
| t _{WLEL} | t _{ws} | WE Setup Time | Min. | 0 | 0 | ns |
| t _{WHEH} | t _{ch} | CE Hold Time | Min. | 0 | 0 | ns |
| t _{EHWH} | t _{wh} | WE Hold Time | Min. | 0 | 0 | ns |
| t _{WLWH} | t _{wp} | Write Pulse Width | Min. | 45 | 50 | ns |
| t _{ELEH} | t _{cp} | CE Pulse Width | Min. | 45 | 50 | ns |
| t _{WHWL} | t _{wph} | Write Pulse Width High | Min. | 25 | 30 | ns |
| t _{EHEL} | t _{cpH} | CE Pulse Width High | Min. | 25 | 30 | ns |
| t _{WHWH1} | t _{whwh1} | Byte Programming Operation | Typ. | 8 | 8 | μs |
| t _{WHWH2} | t _{whwh2} | Sector Erase Operation (Note 1) | Typ. | 1 | 1 | sec |
| — | t _{vcs} | V _{cc} Setup Time | Min. | 50 | 50 | μs |
| — | t _{VIDR} | Rise Time to V _{id} (Note 2) | Min. | 500 | 500 | ns |
| — | t _{VLHT} | Voltage Transition Time (Note 2) | Min. | 4 | 4 | μs |
| — | t _{wpp} | Write Pulse Width (Note 2) | Min. | 100 | 100 | μs |
| — | t _{oesp} | OE Setup Time to WE Active (Note 2) | Min. | 4 | 4 | μs |
| — | t _{csp} | CE Setup Time to WE Active (Note 2) | Min. | 4 | 4 | μs |
| — | t _{rb} | Recover Time From RY/BY | Min. | 0 | 0 | ns |
| — | t _{rp} | RESET Pulse Width | Min. | 500 | 500 | ns |
| — | t _{rH} | RESET Hold Time Before Read | Min. | 50 | 50 | ns |

(Continued)

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

(Continued)

| Parameter Symbols | | Description | | -90-X | -12-X | Unit |
|-------------------|-------------------|--|------|-------|-------|------|
| JEDEC | Standard | | | | | |
| — | t _{FLOZ} | BYTE Switching Low to Output High-Z | Max. | 30 | 40 | ns |
| — | t _{FHOV} | BYTE Switching High to Output Active | Min. | 30 | 40 | ns |
| — | t _{BUSY} | Program/Erase Valid to RY/BY Delay | Max. | 90 | 90 | ns |
| — | t _{EOE} | Delay Time from Embedded Output Enable | Max. | 90 | 120 | ns |

- Notes:**
1. This does not include the preprogramming time.
 2. This timing is for Sector Protection operation.

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ ERASE AND PROGRAMMING PERFORMANCE

| Parameter | Limits | | | Unit | Comments |
|-----------------------|---------|------|------|--------|--|
| | Min. | Typ. | Max. | | |
| Sector Erase Time | — | 1 | 15 | sec | Excludes programming time prior to erasure |
| Word Programming Time | — | 16 | 5200 | μs | Excludes system-level overhead |
| Byte Programming Time | — | 8 | 3600 | μs | |
| Chip Programming Time | — | 8.4 | 50 | sec | Excludes system-level overhead |
| Program/Erase Cycle | 100,000 | — | — | cycles | — |

■ TSOP(I) PIN CAPACITANCE

| Parameter Symbol | Parameter Description | Test Setup | Typ. | Max. | Unit |
|------------------|-------------------------|----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0 | 7.5 | 9.5 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 | 8 | 10 | pF |
| C _{IN2} | Control Pin Capacitance | V _{IN} = 0 | 10 | 13 | pF |

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ SOP PIN CAPACITANCE

| Parameter Symbol | Parameter Description | Test Setup | Typ. | Max. | Unit |
|------------------|-------------------------|----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0 | 7.5 | 9.5 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 | 8 | 10 | pF |
| C _{IN2} | Control Pin Capacitance | V _{IN} = 0 | 10 | 13 | pF |

Note: Test conditions T_A = 25°C, f = 1.0 MHz

■ SON PIN CAPACITANCE

| Parameter Symbol | Parameter Description | Test Setup | Typ. | Max. | Unit |
|------------------|-------------------------|----------------------|------|------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0 | 7.5 | 9.5 | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 | 8 | 10 | pF |
| C _{IN2} | Control Pin Capacitance | V _{IN} = 0 | 10 | 13 | pF |

Note: Test conditions T_A = 25°C, f = 1.0 MHz

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X



■ FBGA PIN CAPACITANCE

| Parameter Symbol | Parameter Description | Test Setup | Typ. | Max. | Unit |
|------------------|-------------------------|----------------------|--------|--------|------|
| C _{IN} | Input Capacitance | V _{IN} = 0 | T.B.D. | T.B.D. | pF |
| C _{OUT} | Output Capacitance | V _{OUT} = 0 | T.B.D. | T.B.D. | pF |
| C _{IN2} | Control Pin Capacitance | V _{IN} = 0 | T.B.D. | T.B.D. | pF |

Note: Test conditions T_A = 25°C, f = 1.0 MHz


MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

■ PACKAGE DIMENSIONS



MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

44-pin plastic SOP (FPT-44P-M16)




© 1995 FUJITSU LIMITED F44023S-3C-3

Dimensions in mm (inches)

46-pin plastic SON (LCC-46P-M02)

Note 1) Resin residue for * marked dimensions is 0.15 max on a single side.
Note 2) Die pad geometry may change with the models.




© 1997 FUJITSU LIMITED C46002S-4C-3

Dimensions in mm (inches)

MBM29LV800TA-90-X/-12-X/MBM29LV800BA-90-X/-12-X

48-pin plastic FBGA (BGA-48P-M02)

Note: The actual shape of comers may differ from the dimension.



© 1997 FUJITSU LIMITED B48002S-1C-2

Dimensions in mm (inches)

FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

<http://www.fujitsu.co.jp/>

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 922-9179

Customer Response Center
Mon. - Fri.: 7 am - 5 pm (PST)
Tel: (800) 866-8608
Fax: (408) 922-9179

<http://www.fujitsumicro.com/>

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
D-63303 Dreieich-Buchsschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

<http://www.fujitsu-ede.com/>

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required